# $\begin{array}{l} \label{eq:mos} \textit{MEMORY} \\ \textbf{cmos} \\ \textbf{4} \ \textbf{M} \times \textbf{4} \ \textbf{BIT} \\ \textbf{FAST PAGE MODE DYNAMIC RAM} \end{array}$

# MB81V16400A-50/-60/-70

## CMOS 4,194,304 × 4 BIT Fast Page Mode Dynamic RAM

## DESCRIPTION

The Fujitsu MB81V16400A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB81V16400A features a "fast page" mode of operation whereby high-speed random access of up to 1,024 bits of data within the same row can be selected. The MB81V16400A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V16400A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.


The MB81V16400A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V16400A are not critical and all inputs are LVTTL compatible.

## PRODUCT LINE & FEATURES


Para	meter	MB81V16400A-50	MB81V16400A-60	MB81V16400A-70		
RAS Access Time		50 ns max.	60 ns max.	70 ns max.		
Random Cycle Time		90 ns min.	110 ns min.	130 ns min.		
Address Access Tim	ne	25 ns min.	30 ns max.	35 ns max.		
CAS Access Time		13 ns max.	15 ns max.	17 ns max.		
Fast Page Mode Cy	cle Time	35 ns min.	40 ns min.	45 ns min.		
Power Dissipation	Operating Current	306 mW max.	252 mW max.	316 mW max.		
Power Dissipation	Standby Current	7.2 mW max. (LVTTL level)/3.6 mW max. (CMOS level)				

- 4,194,304 words × 4 bit organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are LVTTL compatible
- 4096 refresh cycles every 65.6 ms
- Early Write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- · Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

## PACKAGE



- 26-pin plastic (300 mil) SOJ, order as MB81V16400A-xxPJ
- 26-pin plastic (300 mil) TSOP-II with normal bend leads, order as MB81V16400A-xxPFTN



## ■ PIN ASSIGNMENTS AND DESCRIPTIONS

	<b>26-Pin SOJ</b> (TOP VIEW) <lcc-26p-m09< th=""><th>&gt;</th><th></th></lcc-26p-m09<>	>	
	1	26	U Vss
	2	20 25	DQ4
DQ2	3	24	DQ3
WED	4	23	
	5	22	I OE
A11 C	6	21	<b>A</b> 9
A10 🗖	8	19	□ A <sub>8</sub>
Ao 🗖	9	18	<b>A</b> 7
A1 🗖	10	17	<b>A</b> 6
A2 🗖	11	16	I A₅
Аз 🗖	12	15	□ A₄
Vcc E	13	14	□ Vss
L			J

26-Pin TSOP (II) (TOP VIEW) <Normal Bend: FPT-26P-M05>

$\begin{array}{c} V_{CC} \\ DQ_1 \\ DQ_2 \\ WE \\ WE \\ RAS \\ A_{11} \\ \end{array}$	10 2 3 4 5 6	1 pin Index	26 25 24 23 22 21	<u> </u>	Vss DQ4 DQ3 CAS OE A9
$ \begin{array}{ccc} A_{10} \\ A_{0} \\ A_{1} \\ A_{2} \\ A_{3} \\ V_{CC} \end{array} $	8 9 10 11 12 13	(Marking side)	19 18 17 16 15 14	HHH	A8 A7 A6 A5 A4 Vss
K	)				

Designator	Function
DQ1 to DQ4	Data Input/ Output
WE	Write Enable
RAS	Row address strobe
A <sub>0</sub> to A <sub>11</sub>	Address inputs
Vcc	+5 volt power supply
ŌĒ	Output enable
CAS	Column address strobe
Vss	Circuit ground

Operation Meda		Clock	Input		Addres	ss Input	Input	Data	Pofrach	Noto
Operation Mode	RAS	CAS	WE	ŌĒ	Row	Column	Input	Output	Refresh	Note
Standby	Н	Н	Х	Х		—		High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid		Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	Н	х		_		High-Z	Yes	tcsĸ ≥ tcsĸ (min)
Hidden Refresh Cycle	H→L	L	H→X	L	_	_	_	Valid	Yes	Previous data is kept.

## ■ FUNCTIONAL TRUTH TABLE

X: "H" or "L"

\* : It is impossible in Fast Page Mode.

## ■ FUNCTIONAL OPERATION

## ADDRESS INPUTS

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A<sub>0</sub> to A<sub>11</sub>) are available, the row and column inputs are separately strobed by  $\overline{RAS}$  and  $\overline{CAS}$  as shown in Figure 1. First, twelve row address bits are input on pins A<sub>0</sub>-through-A<sub>11</sub> and latched with the row address strobe ( $\overline{RAS}$ ) then, ten column address bits are input and latched with the column address strobe ( $\overline{CAS}$ ). Both row and column addresses must be stable on or before the falling edge of  $\overline{RAS}$  and  $\overline{CAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after t<sub>RAH</sub> (min) + t<sub>T</sub> is automatically treated as the column address.

### WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

### DATA INPUTS

Input data is written into memory in either of three basic ways–an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever is later, serves as the input data–latch strobe. In an early write cycle, the input data (DQ<sub>1</sub> to DQ<sub>4</sub>) is strobed by  $\overline{CAS}$  and the setup/hold times are referenced to  $\overline{CAS}$  because  $\overline{WE}$  goes Low before  $\overline{CAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{CAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

## DATA OUTPUTS

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- $t_{RAC}$ : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied.
- $t_{CAC}$ : from the falling edge of  $\overline{CAS}$  when  $t_{RCD}$  is greater than  $t_{RCD}$  (max).

- tAA : from column address input when tRAD is greater than tRAD (max).
- tOEA : from the falling edge of OE when OE is brought Low after tRAC, tCAC, or tAA.

The data remains valid until either  $\overline{CAS}$  or  $\overline{OE}$  returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

## FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of  $1,024 \times 4$  bits can be accessed and, when multiple MB81V16400As are used,  $\overline{CAS}$  is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	_	50	mA
Operating Temperature	Торе	0 to 70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V	
Supply voltage	1	Vss	0	0	0		0°C to +70°C
Input High Voltage, All Inputs	*1	Vін	2.0		Vcc+0.3	V	0010+700
Input Low Voltage, All Inputs*	*1	VIL	-0.3	—	0.8	V	

\* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses , operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## 

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, A <sub>0</sub> to A <sub>11</sub>	CIN1		5	pF
Input Capacitance, $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$	CIN2		5	pF
Input/Output Capacitance, DQ1 to DQ4	CDQ		7	pF

## ■ DC CHARACTERISTICS

# (At recommended operating conditions unless otherwise noted.) Note 3

Deverseter	Nataa		C. mah al	Condition		Value	•	Unit
Parameter	Notes		Symbol	Condition	Min.	Тур.	Max.	Unit
Output High Voltage			Vон	Іон = -5.0 mA	2.4	—		v
Output Low Voltage			Vol	lo∟= +4.2 mA	_	_	0.4	V
Input Leakage Current	: (Any li	nput)	lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq 5.5 \ V; \\ 4.5 \ V \leq V_{\text{CC}} \leq 5.5 \ V; \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins} \\ \text{not under test} = 0 \ V \end{array}$	-10	_	10	μΑ
Output Leakage Curre	nt		IO(L)	$0 \text{ V} \le V_{\text{OUT}} \le 5.5 \text{ V};$ Data out disabled	-10	_	10	
On constitution Occurrents		MB81V16400A-50					85	
Operating Current (Average Power Supply Current)	*2	MB81V16400A-60	Icc1	RAS & CAS cycling; trc = min	_	-	70	mA
Supply Surrenty		MB81V16400A-70					60	
Standby Current (Power Supply		LVTTL Level	- Icc2	$\overline{RAS} = \overline{CAS} = V_{IH}$		_	2.0	mA
Current)		CMOS Level		$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2 V$			1.0	
		MB81V16400A-50					85	
Refresh Current #1 (Average Power Supply Current)	*2	MB81V16400A-60	Іссз	$\overline{CAS} = V_{IH}, \overline{RAS} \text{ cycling};$ t <sub>RC</sub> = min	_	-	70	mA
Supply Surrenty		MB81V16400A-70					1.0 85 70 60 85	-
		MB81V16400A-50					85	
Fast Page Mode Current	*2	MB81V16400A-60	Icc4	$\overline{RAS} = V_{IL}, \overline{CAS} \text{ cycling};$ $t_{PC} = min$	_	-	70	mA
		MB81V16400A-70					60	
		MB81V16400A-50					85	
Refresh Current #2 (Average Power Supply Current)	*2	MB81V16400A-60	Icc5	RAS cycling; CAS-before-RAS; trc = min	-	-	70	mA
		MB81V16400A-70					60	

# ■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

NI	Deverator	Neter	Cumpher	MB81V1	6400A-50	MB81V1	6400A-60	MB81V1	6400A-70	11.4
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		tref		65.6		65.6	_	65.6	ms
2	Random Read/Write Cycle Time		<b>t</b> RC	90		110		130	_	ns
3	Read-Modify-Write Cycle Time		trwc	126		150	_	174	_	ns
4	Access Time from RAS	*6,9	<b>t</b> rac		50		60	_	70	ns
5	Access Time from CAS	*7,9	<b>t</b> CAC		13		15	_	17	ns
6	Column Address Access Time	*8,9	taa		25		30		35	ns
7	Output Hold Time		tон	3	_	3	—	3	—	ns
8	Output Buffer Turn On Delay Tim	е	tом	0	_	0	—	0	—	ns
9	Output Buffer Turn off Delay Time	e*10	toff		13		15		17	ns
10	Transition Time		t⊤	3	50	3	50	3	50	ns
11	RAS Precharge Time		<b>t</b> RP	30		40	—	50		ns
12	RAS Pulse Width		tras	50	100000	60	100000	70	100000	ns
13	RAS Hold Time		trsн	13		15		17	_	ns
14	CAS to RAS Precharge Time		<b>t</b> CRP	0		0	—	0		ns
15	RAS to CAS Delay Time	*11,12	<b>t</b> RCD	20	37	20	45	20	53	ns
16	CAS Pulse Width		tcas	13		15	—	17		ns
17	CAS Hold Time		tсsн	50		60	—	70	—	ns
18	CAS Precharge Time (Normal)	*19	<b>t</b> CPN	10		10	—	10		ns
19	Row Address Set Up Time		<b>t</b> asr	0	_	0	—	0	—	ns
20	Row Address Hold Time		<b>t</b> RAH	10	_	10	—	10	—	ns
21	Column Address Set Up Time		tasc	0	_	0	—	0	—	ns
22	Column Address Hold Time		<b>t</b> сан	13		15	—	15		ns
23	Column Address Hold Time from RAS		tar	35		35		35		ns
24	RAS to Column Address Delay Time	*13	<b>t</b> RAD	15	25	15	30	15	35	ns
25	Column Address to RAS Lead Ti	me	<b>t</b> RAL	25		30	_	35	—	ns
26	Column Address to CAS Lead Ti	me	<b>t</b> CAL	25		30		35	_	ns
27	Read Command Set Up Time		trcs	0		0	_	0	_	ns
28	Read Command Hold Time Referenced to RAS	*14	<b>t</b> rrh	0		0		0		ns
29	Read Command Hold Time Referenced to CAS	*14	<b>t</b> RCH	0	_	0	_	0	_	ns
30	Write Command Set Up Time	*15	twcs	0	_	0	_	0		ns

(Continued)

			MB81V1	6400A-50	MB81V1	6400A-60	MB81V16400A-70		
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
31	Write Command Hold Time	twcн	15		15		15		ns
32	Write Hold Time from RAS	twcr	35		35	_	35	_	ns
33	WE Pulse Width	twp	15		15	_	15		ns
34	Write Command to RAS Lead Time	trwL	13		15	_	17		ns
35	Write Command to CAS Lead Time	tcw∟	13		15	_	17		ns
36	DIN Set Up Time	tos	0		0	_	0		ns
37	DIN Hold Time	tон	15		15	_	15	_	ns
38	Data Hold Time from RAS	<b>t</b> dhr	35		35	_	35	_	ns
39	RAS to WE Delay Time*20	<b>t</b> RWD	68		80	_	92	_	ns
40	CAS to WE Delay Time   *20	tcwp	31		35	_	39	_	ns
41	Column Address to WE Delay Time*20	tawd	43		50	_	57	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)	<b>t</b> RPC	5	_	5	_	5	_	ns
43	CAS Set Up Time for CAS- before-RAS Refresh	<b>t</b> CSR	0		0	_	0	_	ns
44	CAS Hold Time for CAS-before- RAS Refresh	<b>t</b> CHR	10		10	_	12	_	ns
45	WE Set Up Time from RAS	twsr	0		0	_	0	_	ns
46	WE Hold Time from RAS	twhr	10		10	_	10		ns
47	Access Time from OE *9	<b>t</b> OEA		13		15		17	ns
48	Output Buffer Turn Off Delay *10	toez		13	_	15		17	ns
49	OE to RAS Lead Time for Valid Data	<b>t</b> OEL	5		5	_	7	_	ns
50	OE Hold Time Referenced to WE*16	tоен	5		5	_	5	_	ns
51	OE to Data in Delay Time	<b>t</b> oed	13		15	_	17	_	ns
52	CAS to Data in Delay Time	tcdd		13		15		17	ns
53	DIN to CAS Delay Time *17	tozc	0		0	_	0	_	ns
54	DIN to OE Delay Time *17	<b>t</b> dzo	0		0	_	0	_	ns
55	Fast Page Mode RAS Pulse Width	<b>t</b> RASP		100000	_	100000		100000	ns
60	Fast Page Mode Read/Write Cycle Time	<b>t</b> PC	35		40	_	45	_	ns
61	Fast Page Mode Read-Modify- Write Cycle Time	<b>t</b> PRWC	71		80	_	89	_	ns
62	Access Time from CAS *9,18 Precharge	<b>t</b> CPA		30	_	35		40	ns


(Continued)

#### (Continued)


No.	Parameter	Notes	Symbol -	MB81V16400A-50		MB81V16400A-60		MB81V16400A-70		Unit
NO.	Falameter			Min.	Max.	Min.	Max.	Min.	Max.	Unit
63	Fast Page Mode CAS Precharge Time		<b>t</b> CP	10	_	10	—	10	_	ns
64	Fast Page Mode RAS Hold Time from CAS Precharge		<b>t</b> RHCP	30	_	35	_	40	_	ns
65	Fast Page Mode CAS Precharge to WE Delay Time		<b>t</b> cpwd	48	—	55	—	62	_	ns

#### Notes: \*1. Referenced to Vss.

- \*2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open. Icc depends on the number of address change as  $\overline{RAS} = V_{IL}$ ,  $\overline{CAS} = V_{IH}$  and  $V_{IL} > -0.3 V$ . Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ . Icc2 is specified during  $\overline{RAS} = V_{IH}$  and  $V_{IL} > -0.3 V$ .
- \*3. An initial pause (RAS = CAS = V<sub>H</sub>) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- \*4. AC characteristics assume  $t_T = 5$  ns.
- \*5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V<sub>IH</sub> (min) and V<sub>IL</sub> (max) for measuring timing of input signals. Also, the transition time (t<sub>T</sub>) is measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max). The output reference levels are V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- \*6. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max), t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will be increased by the amount that t<sub>RCD</sub> exceeds the value shown. Refer to Fig. 2 and 3.
- \*7. If  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max), and  $t_{ASC} \ge t_{AA} t_{CAC} t_{T}$ , access time is  $t_{CAC}$ .
- \*8. If trad  $\geq$  trad (max) and tasc  $\leq$  taa tcac tt, access time is taa.
- \*9. Measured with a load equivalent to one TTL loads and 100 pF.
- \*10. toFF and toEZ is specified that output buffer change to high-impedance state.
- \*11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- \*12.  $t_{RCD}$  (min) =  $t_{RAH}$  (min) +  $2t_T$  +  $t_{ASC}$  (min).
- \*13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- \*14. Either tRRH or tRCH must be satisfied for a read cycle.
- \*15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- \*16. Assumes that twcs < twcs (min).
- \*17. Either tozc or tozo must be satisfied.
- \*18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- \*19. Assumes that  $\overline{CAS}$ -before- $\overline{RAS}$  refresh.
- \*20. twcs, tcwb, tRwb and tawb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min), the cycle is an early write cycle and Dout pin will maintain high-impedance state thoughout the entire cycle. If tcwb > tcwb (min), tRwb > tRwb (min), and tawb > tawb (min), the cycle is a read modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying tRwL, tcwL, and tRAL specifications.



# To Top / Lineup / Index MB81V16400A-50/-60/-70




To implement a read operation, a valid address is latched in by the  $\overline{RAS}$  and  $\overline{CAS}$  address strobes and with  $\overline{WE}$  set to a High level and  $\overline{OE}$  set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by  $\overline{RAS}$ (t<sub>RAC</sub>),  $\overline{CAS}$ (t<sub>CAC</sub>),  $\overline{OE}$  (t<sub>DEA</sub>) or column addresses (t<sub>AA</sub>) under the following conditions:

If trcd > trcd (max), access time = tcac.

If  $t_{RAD} > t_{RAD}$  (max), access time =  $t_{AA}$ .


If  $\overline{OE}$  is brought Low after trac, tcac, or taa (whichever occurs later), access time = toEA.

However, if either CAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.





#### DESCRIPTION

A write cycle is similar to a read cycle except  $\overline{WE}$  is set to a Low state and  $\overline{OE}$  is a "H" or "L" signal. A write cycle can be implemented in either of three ways – early write,  $\overline{OE}$  write (delayed write), or read-modify-write. During all write cycles, timing parameters t<sub>RWL</sub>, t<sub>CWL</sub> and t<sub>RAL</sub> must be satisfied. In the early write cycle shown above twcs satisfied, data on the DQ pin is latched with the falling edge of  $\overline{CAS}$  and written into memory.



In the  $\overline{OE}$  (delayed write) cycle, twcs is not satisfied; thus, the data on the DQ pins is latched with the falling edge of  $\overline{WE}$  and written into memory. The Output Enable ( $\overline{OE}$ ) signal must be changed from Low to High before  $\overline{WE}$  goes Low (toED + tos).








#### DESCRIPTION


The fast page mode of operation permits faster successive memory operations at multiple column locations of the same row address.

This operation is performed by strobing in the row address and maintaining  $\overline{RAS}$  at a Low level and  $\overline{WE}$  at a High level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toEA, whichever one is the latest in occurring.










#### DESCRIPTION


Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, Dout pin is kept in a high-impedance state.




#### DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.




A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of CAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.



When the sixteenth bits show a combination of "L" and "H", a "L" level is output.

The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 10 ns from the specified value in the data sheet.

trc, trwc, trac, tcac, taa, tras, trsh, tcas, tcsh, tral, tcal, trwd, tcwd, tawd



#### DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A<sub>0</sub> through A<sub>11</sub> are defined by the on-chip refresh counter.

Column Address: Bits A<sub>0</sub> through A<sub>11</sub> are defined by latching levels on A<sub>0</sub> to A<sub>11</sub> at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CASbefore-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


No.	Parameter	Symbol	MB81V16400A-50		MB81V16400A-60		MB81V16400A-70		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Unit
90	Access Time from CAS	<b>t</b> FCAC	—	45	—	50		55	ns
91	Column Address Hold Time	tгсан	35	_	35	_	35		ns
92	CAS to WE Delay Time	trcwd	63	_	70	—	77		ns
93	CAS Pulse Width	<b>t</b> FCAS	45	—	50	—	55		ns
94	RAS Hold Time	trrsh	45	_	50	—	55		ns
<b>Note:</b> Assumes that CAS-before-RAS refresh counter test cycle only.									

#### (At recommended operating conditions unless otherwise noted.)

## ■ PACKAGE DIMENSIONS



## PACKAGE DIMENSIONS



# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281 0770 Fax: (65) 281 0220

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.